JPH0144009B2 - - Google Patents

Info

Publication number
JPH0144009B2
JPH0144009B2 JP58186150A JP18615083A JPH0144009B2 JP H0144009 B2 JPH0144009 B2 JP H0144009B2 JP 58186150 A JP58186150 A JP 58186150A JP 18615083 A JP18615083 A JP 18615083A JP H0144009 B2 JPH0144009 B2 JP H0144009B2
Authority
JP
Japan
Prior art keywords
alignment
pattern
mask
substrate
alignment pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58186150A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6077421A (ja
Inventor
Hitoshi Hoshino
Tsuneo Funatsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58186150A priority Critical patent/JPS6077421A/ja
Publication of JPS6077421A publication Critical patent/JPS6077421A/ja
Publication of JPH0144009B2 publication Critical patent/JPH0144009B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
JP58186150A 1983-10-05 1983-10-05 位置合わせ方法 Granted JPS6077421A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58186150A JPS6077421A (ja) 1983-10-05 1983-10-05 位置合わせ方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58186150A JPS6077421A (ja) 1983-10-05 1983-10-05 位置合わせ方法

Publications (2)

Publication Number Publication Date
JPS6077421A JPS6077421A (ja) 1985-05-02
JPH0144009B2 true JPH0144009B2 (en]) 1989-09-25

Family

ID=16183252

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58186150A Granted JPS6077421A (ja) 1983-10-05 1983-10-05 位置合わせ方法

Country Status (1)

Country Link
JP (1) JPS6077421A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60160122A (ja) * 1984-01-30 1985-08-21 Rohm Co Ltd サーマルプリントヘッドの製造方法
US5747200A (en) * 1995-08-23 1998-05-05 Micrel, Incorporated Mask structure having offset patterns for alignment

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59208722A (ja) * 1983-05-13 1984-11-27 Oki Electric Ind Co Ltd 半導体集積回路装置用合せマ−ク

Also Published As

Publication number Publication date
JPS6077421A (ja) 1985-05-02

Similar Documents

Publication Publication Date Title
JP2001022051A (ja) レチクル及び半導体装置の製造方法
US4610948A (en) Electron beam peripheral patterning of integrated circuits
JP3461708B2 (ja) アライメントマーク装置
JPH04287908A (ja) 露光装置および露光方法
JPH0144009B2 (en])
JP2002134397A (ja) フォトマスク、半導体装置、半導体チップパターンの露光方法、チップアライメント精度検査装置
JP2970473B2 (ja) アライメント方法およびアライメント誤差検査方法
JP2001093818A (ja) 露光方法及びレチクル
JPH11150054A (ja) ミックスアンドマッチ露光方法
JP2727784B2 (ja) 縮小投影露光装置用レティクル
JPH0387013A (ja) 半導体装置の製造方法
JP3624920B2 (ja) 露光方法
JPS63275115A (ja) 半導体装置のパタ−ン形成方法
JP3110796B2 (ja) レチクルアライメント方法及び露光装置
JPS588132B2 (ja) 集積回路製造方法
JP2987899B2 (ja) 位置合わせ方法
JPH0251214A (ja) 半導体装置の製造方法
JPH0222533B2 (en])
JPS62126634A (ja) 半導体ウエハの位置合せマ−ク
JPH05165195A (ja) ガラスマスク並びに該ガラスマスクを使用した半導体装置の製造方法
JPH0451967B2 (en])
JPS593924A (ja) 被転写パタ−ンを有する基板とウエハの位置合わせ方法
JPS6214935B2 (en])
JPH1152582A (ja) 投影露光装置の光学系収差の検出方法および光学系収差検出用レベンソン型位相シフトマスク
JPH0222532B2 (en])